



www.kaztek.com

**WS\_CCESBF**

**System Development with CCES and the ADI Blackfin Processor**

<b>Course Name:</b>	System Development with CrossCore Embedded Studio (CCES) and the ADI Blackfin Processor
<b>Course Code:</b>	WS_CCESBF
<b>Course Description:</b>	<p>This is a practical and interactive course that is designed to systematically teach how to use the Blackfin processor to its fullest potential. Emphasis is placed on understanding the steps required to create an efficient Blackfin CPU based system in the way that ADI had intended the processor to be used. Several hands on exercises provide an opportunity for the instructor to work one on one with the attendee. Throughout the workshop, attendees are encouraged to ask questions.</p> <p>The CrossCore Embedded Studio (CCES) IDE is covered in detail, including topics on navigating through the IDE, projects and project configuration, the build process, and debug features. Tools based optimizations including compiler and linker optimization are covered. The salient features of System Services and Device Drivers are first introduced. Later sections on specific peripherals or system features will connect back to the related Services or Driver API. An understanding of the Blackfin architecture will enable getting the best performance out of the processor. Architecture topics covered include the new Blackfin+ core features, security and safety features, system fabric, and an overview of the peripherals. A section on booting covers what happens during the boot process, creating boot image files, and discussing how to get them into the target system. Hardware considerations such as operation of the power management and reset are also discussed. Hardware development tools, such as evaluation boards and ICE's are also covered, including setting up hardware debug sessions and other hardware debug topics. An introduction into Micrium's uC/OS is also covered in the workshop.</p> <p>Throughout the course, a number of hands on exercises will take the attendee through the various aspects of the software development process. Topics covered through exercises include setting up and building projects, C language programming, various optimizations, code debugging (simulation and hardware), and software module support (eg System Services and Device Drivers).</p>
<b>Goals and Objectives:</b>	The main course objective is to instill to the attendee a high level of confidence to create an efficient Blackfin® Processor based system. By being exposed to the various capabilities and features of the Blackfin processor and CCES tool chain, the attendee will be better armed to tackle any issues that arise in their specific system implementations.
<b>Pre-requisites:</b>	Previous embedded microprocessor experience would be an asset (hardware and/or software). It is also highly recommended to take in the Visual Learning & Development (VLD) Video Tutorial entitled "Blackfin® Core Architecture"
<b>Target Audience:</b>	System Designers needing to make informed decisions on design tradeoffs, Hardware Designers needing to develop external interfaces and low level code, and Code Developers needing to know how to get the highest performance from their algorithms
<b>Duration:</b>	3.5 days



- 1 Introduction**
  - 1.1 Workshop outline**
  - 1.2 CCES Highlights**
  - 1.3 ADSP-BF70x Highlights**
    - 1.3.1 Blackfin+ Core**
    - 1.3.2 System Fabric Overview**
    - 1.3.3 Fault Management**
    - 1.3.4 System Security Features**
    - 1.3.5 Clock Domains**
  
- 2 Introduction to CCES**
  - 2.1 CCES IDE Overview**
    - 2.1.1 IDE Concepts**
    - 2.1.2 Navigating the IDE**
    - 2.1.3 Help**
  - 2.2 IDE and Projects**
    - 2.2.1 Creating projects and the Project Wizard**
    - 2.2.2 Project Options and Build Configurations**
    - 2.2.3 Project Structure**
    - 2.2.4 Invoking the Build Tools**
  - 2.3 Exercise – “Hello World”**
  - 2.4 Debug Sessions**
    - 2.4.1 Types of Debug Sessions**
    - 2.4.2 Creating/Launching Debug Sessions**
    - 2.4.3 Configuring a Debug Session**
  - 2.5 Debugger Features**
    - 2.5.1 Debug control**
    - 2.5.2 Debug windows**
  - 2.6 Exercise – “Sort Algorithms”**
    - 2.6.1 Compiler Optimization topics**
    - 2.6.2 Performance assessment topics**



- 
- 3 Blackfin+ Core Review**
    - 3.1 Overview**
      - 3.1.1 Differences from original Blackfin Core**
    - 3.2 Highlights**
      - 3.2.1 Registers**
        - 3.2.1.1 Accessing registers in C**
      - 3.2.2 Arithmetic Units**
      - 3.2.3 Fetching Data**
    - 3.3 Assembly Code Example**
      - 3.3.1 Source code structure**
      - 3.3.2 Issuing Parallel Instructions**
  
  - 4 Memory and Bus Architecture**
    - 4.1 Features Introduction**
      - 4.1.1 Memory Hierarchy**
      - 4.1.2 OTP (One Time Programmable) Memory**
      - 4.1.3 Memory Maps**
      - 4.1.4 Bus Architecture**
    - 4.2 L1 Memory**
      - 4.2.1 Internal Memory Architecture**
      - 4.2.2 Instruction Memory and Control Registers**
      - 4.2.3 Data Memory and Control Registers**
      - 4.2.4 MMU (Memory Management Unit)**
    - 4.3 L2 Memory**
      - 4.3.1 Features**
    - 4.4 Memory Protection Overview**
      - 4.4.1 Parity/ECC for L1/L2 memory**
      - 4.4.2 CRC engines**
      - 4.4.3 SMPU (System memory Protection Unit)**



---

## **5 Program Sequencer and Event Handling**

### **5.1 Blackfin+ Core Features**

### **5.2 Instruction Pipe Line**

#### **5.2.1 Synchronizing pipeline to Core/System events**

#### **5.2.2 Stalls and avoiding them**

### **5.3 Branching**

#### **5.3.1 Conditional vs Unconditional**

#### **5.3.2 Zero Overhead Looping**

#### **5.3.3 Compiler branch/loop optimizations**

### **5.4 Event Handling**

#### **5.4.1 CEC (Core Event Controller) and SEC (System Event Controller)**

#### **5.4.2 Fault Management**

#### **5.4.3 Interrupt processing flow**

#### **5.4.4 Programming model**

### **5.5 Trigger Routing Unit (TRU)**

#### **5.5.1 Description**

#### **5.5.2 Comparison to traditional Event Handling**

### **5.6 Exercise – Event Handling in C**

## **6 Linker Operations**

### **6.1 Converting C and Assembly files to Object files**

#### **6.1.1 Features and Overview**

#### **6.1.2 Assembler Expressions and Directives**

#### **6.1.3 Object Sections**

#### **6.1.4 DefBFxxx.h Files**

### **6.2 The Link Process Linker Description File (LDF)**

#### **6.2.1 Overview**

#### **6.2.2 Linker Description File (LDF)**

##### **6.2.2.1 Example LDF**

#### **6.2.3 Linker Optimizations**

#### **6.2.4 Customizing and Auto Generation**

### **6.3 Exercise – Fract Arithmetic project**



## **7 Hardware Tools**

### **7.1 EZKITs**

**7.1.1 Overview with Part Numbers**

**7.1.2 EZKIT Extender Boards**

**7.1.3 EZKIT Debug Sessions**

**7.1.4 Application examples**

### **7.2 In Circuit Emulators (ICE)**

**7.2.1 Configuration of a Debug Target**

### **7.3 Emulator Debug Sessions**

**7.3.1 CCES Features for HW Debug**

### **7.4 CPU Hardware Debug Features**

**7.4.1 System Debug and Trace Unit**

**7.4.2 System Watchpoint Unit**

## **8 System Booting**

### **8.1 Boot process**

### **8.2 Boot Loader Stream**

**8.2.1 Format**

**8.2.2 Creating**

**8.2.3 Multi Application Boot Stream**

### **8.3 Booting Methods**

**8.3.1 Boot Modes**

**8.3.2 Hardware Configuration**

### **8.4 Command Line Device Programmer (CLDP) Utility**

**8.4.1 Demonstration – Boot stream create/flash**

### **8.5 Advanced Boot Topics**

**8.5.1 Boot ROM API**

**8.5.2 Secure Booting**



---

## **9 System Services and Device Drivers**

### **9.1 Overview**

#### **9.1.1 Comparison to SS/DD under VDSP++**

### **9.2 System Services API**

### **9.3 Device drivers**

#### **9.3.1 API**

#### **9.3.2 Buffers**

#### **9.3.3 Callback considerations**

### **9.4 Creating CCES projects that use SS/DD**

#### **9.4.1 Finding the files**

### **9.5 Walkthrough UART echo example**

#### **9.5.1 Demonstrate API and SSL considerations**

## **10 Timers and Counters**

### **10.1 Overview**

### **10.2 Core Timer**

### **10.3 Real Time Clock**

### **10.4 Watch Dog Timer**

### **10.5 GP Timers**

#### **10.5.1 Pin Interrupt Capture Mode**

#### **10.5.2 Windowed Watchdog Mode**

#### **10.5.3 PWM Mode**

#### **10.5.4 Pulse Capture Mode**

#### **10.5.5 External Event Mode**

### **10.6 GP Counter**

#### **10.6.1 Features**

### **10.7 Exercise – Periodic Interrupts**

## **11 PORTs and GPIO**

### **11.1 PORTs Overview**

#### **11.1.1 Multiplexing GPIO with peripheral functions**

#### **11.1.2 Pin Mux Control**

### **11.2 General Purpose I/O (GPIO)**

#### **11.2.1 Features**

#### **11.2.2 Configuration**

#### **11.2.3 Use in Event management**



---

**12 Direct Memory Access (DMA)**

- 12.1 Overview**
  - 12.1.1 Types of DMA**
- 12.2 Setting up DMAs**
  - 12.2.1 Register based DMA**
  - 12.2.2 Descriptor based DMA**
  - 12.2.3 SSL Data Structures**
- 12.3 DMA control**
  - 12.3.1 Interrupts**
  - 12.3.2 Trigger Support**
  - 12.3.3 Priority (via System Crossbars)**
  - 12.3.4 CRC (Cyclic Redundancy Check)**
  - 12.3.5 Bandwidth Limiting/Monitoring**
- 12.4 Exercise - MemDMA**

**13 External Memory Interfaces**

- 13.1 Features and Overview**
  - 13.1.1 System Crossbar considerations**
- 13.2 Static Memory Controller**
  - 13.2.1 Interface Description**
  - 13.2.2 Programming Model**
- 13.3 Dynamic Memory Controller**
  - 13.3.1 Interface Description**
  - 13.3.2 Programming Model**
- 13.4 Performance**



---

## **14 Serial Communications**

- 14.1 Serial Port (SPORT)**
  - 14.1.1 Features**
  - 14.1.2 Pin Descriptions**
  - 14.1.3 Modes of Operation**
  - 14.1.4 Configuration**
- 14.2 Serial Peripheral Interface (SPI)**
  - 14.2.1 Features and Setup**
  - 14.2.2 SPI Host Port**
- 14.3 UART**
  - 14.3.1 Features and Setup**
- 14.4 Two Wire Interface (TWI)**
  - 14.4.1 Overview**
- 14.5 Controller Area Network (CAN)**
  - 14.5.1 Overview**
- 14.6 USB**
  - 14.6.1 Overview**

## **15 Enhanced PPI (EPPI)**

- 15.1 What is PPI?**
- 15.2 Operating Modes**
- 15.3 Programming Model**

## **16 Security Features**

- 16.1 Overview**
- 16.2 System Protection Unit (SPU)**
- 16.3 System Memory Protection Unit (SMPU)**
- 16.4 Cryptographic Hardware Accelerators**
  - 16.4.1 Features**
  - 16.4.2 Secure Boot**





---

**17 Platform Design Topics**

- 17.1 Operating modes**
- 17.2 Dynamic Power Management**
  - 17.2.1 Clock generation / PLL**
  - 17.2.2 Power-down modes**
- 17.3 Reset Control Unit**
- 17.4 Housekeeping ADC (HADC)**
  - 17.4.1 Description**
  - 17.4.2 Programming**
- 17.5 Board Design Considerations**

**18 uC/OS-III**

- 18.1 Overview**
  - 18.1.1 VDK comparison**
- 18.2 Adding uC/OS support to a project**
- 18.3 RTOS Features**
  - 18.3.1 Threads and scheduling**
  - 18.3.2 Signaling and synchronization**
  - 18.3.3 Error handling**
  - 18.3.4 Debug assistance**
- 18.4 Demonstrate main API functions via example**